??????????????????????????????????????????????? ??????????????????????????????? The memory controller caches are at 48MB On this chip, allowing for for theoretically amplified memory bandwidth for several SoC blocks in addition to cutting down off-chip DRAM visitors, So also lowering power and Vi